Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
cmucl
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Terms and privacy
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Carl Shapiro
cmucl
Commits
991de3b8
Commit
991de3b8
authored
33 years ago
by
wlott
Browse files
Options
Downloads
Patches
Plain Diff
Fixed make-other-immediate-type.
parent
6094f945
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
compiler/rt/system.lisp
+6
-10
6 additions, 10 deletions
compiler/rt/system.lisp
with
6 additions
and
10 deletions
compiler/rt/system.lisp
+
6
−
10
View file @
991de3b8
...
...
@@ -7,7 +7,7 @@
;;; Scott Fahlman (FAHLMAN@CMUC).
;;; **********************************************************************
;;;
;;; $Header: /Volumes/share2/src/cmucl/cvs2git/cvsroot/src/compiler/rt/system.lisp,v 1.
4
1991/04/2
3
2
1:39:07 chiles
Exp $
;;; $Header: /Volumes/share2/src/cmucl/cvs2git/cvsroot/src/compiler/rt/system.lisp,v 1.
5
1991/04/2
7
2
2:14:41 wlott
Exp $
;;;
;;; IBM RT VM definitions of various system hacking operations.
;;;
...
...
@@ -187,24 +187,20 @@
(
move
res
temp
)))
(
define-vop
(
make-other-immediate-type
)
(
:args
(
val
:scs
(
any-reg
descriptor-reg
)
:target
vtemp
)
(
:args
(
val
:scs
(
any-reg
descriptor-reg
))
(
type
:scs
(
any-reg
descriptor-reg
immediate
)))
(
:temporary
(
:scs
(
non-descriptor-reg
)
:from
(
:argument
0
))
vtemp
)
(
:results
(
res
:scs
(
any-reg
descriptor-reg
)))
(
:results
(
res
:scs
(
any-reg
descriptor-reg
)
:from
:load
))
(
:temporary
(
:type
random
:scs
(
non-descriptor-reg
))
temp
)
(
:generator
2
(
move
res
val
)
(
inst
sl
res
(
-
type-bits
2
))
(
sc-case
type
(
immediate
(
move
vtemp
val
)
(
inst
sl
vtemp
type-bits
)
(
inst
oil
res
temp
(
tn-value
type
)))
(
inst
oil
res
(
tn-value
type
)))
(
t
;; Type is a fixnum, so lose those lowtag bits.
(
move
temp
type
)
(
inst
sr
temp
2
)
;; Val is a fixnum, so we can shift it left two less bits.
(
move
res
val
)
(
inst
sl
res
(
-
type-bits
2
))
(
inst
o
res
temp
)))))
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment